

WHAT IS CLAIMED IS:

1. A semiconductor integrated circuit device comprising:

5 a register circuit which receives a data signal, an output timing of the register circuit being controlled by a clock signal;

10 a delay adjustment circuit which receives an output of the register circuit, a delay time of the delay adjustment circuit being adjusted by a delay adjustment signal based on the data signal; and

a driver circuit which receives an output of the delay adjustment circuit.

2. The device according to claim 1, wherein the data signal is a read data signal, and the driver circuit is an off-chip driver circuit.

3. The device according to claim 1, wherein the data signal is a write data signal, and the driver circuit is a write data buffer circuit.

4. The device according to claim 1, wherein the data signal is an address signal, and the driver circuit is an address buffer circuit.

5. A semiconductor integrated circuit device comprising:

25 a delay adjustment circuit which receives a clock signal, a delay time of the delay adjustment circuit being adjusted by a delay adjustment signal based on a data signal;

00665574-00665501
1002260-7255960

5 a driver circuit which receives an output of the
register circuit.

7. A semiconductor integrated circuit device comprising:

delay adjustment circuits which receive outputs
of the register circuits, a delay time of each of the
delay adjustment circuits being adjusted by a delay
adjustment signal based on the data signals adjacent to
20 each other; and

8. The device according to claim 7, wherein the data signals are read data signals, and the driver circuits are off-chip driver circuits.

9. The device according to claim 7, wherein the data signals are write data signals, and the driver

circuits are write data buffer circuits.

10. The device according to claim 7, wherein the data signals are address signals, and the driver circuits are address buffer circuits.